


M4i.44xx-x8 - 14/16 bit Digitizer up to 500 MS/s

- Up to 500 MS/s on four channels
- Ultra Fast PCI Express x8 Gen 2 interface
- Simultaneously sampling on all channels
- Separate dedicated ADC and amplifier per channel
- 6 input ranges: ± 200 mV up to ± 10 V
- 2 GSample (4 GByte) on-board memory
- Window, re-arm, OR/AND trigger
- Synchronization of up to 8 cards per system
- Features: Single-Shot, Streaming, Multiple Recording, Gated Sampling, ABA, Timestamps

Speed	SNR	ENOB
130 MS/s	up to 72.0 dB	up to 11.6 LSB
250 MS/s	up to 71.6 dB	up to 11.6 LSB
500 MS/s	up to 68.0 dB	up to 11.0 LSB

FPGA Options:

- Block Average up to 128k
- Block Statistics/Peak Detect



- PCIe x8 Gen 2 Interface
- Works with x8/x16* PCIe slots
- Sustained streaming mode more than 3.4 GB/s

Operating Systems

- Windows XP, Vista, 7, 8, 10
- Linux Kernel 2.6, 3.x, 4.x
- Windows/Linux 32 and 64 bit

Recommended Software

- Visual Basic, Visual C++, Borland C++, GNU C++, Borland Delphi, VB.NET, C#, J#, Python
- SBench 6

Drivers

- MATLAB
- LabVIEW
- LabWindows/CVI
- IVI

Model	1 channel	2 channels	4 channels
M4i.4451-x8	500 MS/s	500 MS/s	500 MS/s
M4i.4450-x8	500 MS/s	500 MS/s	
M4i.4421-x8	250 MS/s	250 MS/s	250 MS/s
M4i.4420-x8	250 MS/s	250 MS/s	
M4i.4411-x8	130 MS/s	130 MS/s	130 MS/s
M4i.4410-x8	130 MS/s	130 MS/s	

General Information

The M4i.44xx-x8 series digitizers deliver the highest performance in both speed and resolution. The series includes PCIe cards with either two or four synchronous channels where each channel has its own dedicated ADC. The ADC's can sample at rates from 130 MS/s up to 500 MS/s and are available with either 14 bit or 16 bit resolution. The combination of high sampling rate and resolution makes these digitizers the top-of-the-range for applications that require high quality signal acquisition.

The digitizers feature a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrum's optimized drivers enable data transfer rates in excess of 3.4 GB/s so that signals can be acquired, stored and analyzed at the fastest speeds.

While the cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum digitizers. So, existing customers can use the same software they developed for a 10 year old 200 kS/s multi-channel card and for an M4i series 500 MS/s high resolution digitizer!

*Some x16 PCIe slots are for the use of graphic cards only and can not be used for other cards. Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

Software Support

Windows drivers


The cards are delivered with drivers for Windows XP, as well as Vista, Windows 7, Windows 8 and Windows 10 (each 32 bit and 64 bit). Programming examples for Visual C++, Borland C++ Builder, LabWindows/CVI, Borland Delphi, Visual Basic, VB.NET, C#, J#, Python and IVI are included.

Linux Drivers



All cards are delivered with full Linux support. Pre-compiled kernel modules are included for the most common distributions like RedHat, Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for Gnu C++ as well as the possibility to get the driver sources for your own compilation.

SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial

setup. The cards also come with a demo license for the SBench 6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

Third-party products

Spectrum supports the most popular third-party software products such as LabVIEW, MATLAB or LabWindows/CVI. All drivers come with detailed documentation and working examples are included in the delivery. Support for other software packages, like VEE or DasyLab, can also be provided on request.

Hardware features and options

PCI Express x8



The M4i series cards use a PCI Express x8 Gen 2 connection. They can be used in PCI Express x8 and x16 slots with Gen 1, Gen 2 or Gen 3. The maximum sustained data transfer rate is more than 3.3


GByte/s (read direction) or 2.8 GByte/s (write direction) per slot. Server motherboards often recognize PCI Express x4 connections in x8 slots. These slots can also be used with the M4i series cards but with reduced data transfer rates.

Connections

- The cards are equipped with SMA connectors for the analog signals as well as for the external trigger and clock input. In addition, there are five MMCX connectors that are used for an additional trigger input, a clock output and three multi-function I/O connectors. These multi-function connectors can be individually programmed to perform different functions:
- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines



Input Amplifier



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands the input termination can be changed

between 50 Ohm and 1 MOhm, one can select a matching input range and the signal offset can be compensated by programmable AC coupling.

Software selectable input path

For each of the analog channels the user has the choice between two analog input paths. The „Buffered“ path offers the highest flexibility when it comes to input ranges and termination. A software programmable 50 Ohm and 1 MOhm termination also allows to connect standard oscilloscope probes to the card. The „50 Ohm“ path on the other hand provides the highest bandwidth and the best signal integrity with a fewer number of input ranges and a fixed 50 Ohm termination.


Software selectable lowpass filter

Each analog channel contains a software selectable low-pass filter to limit the input bandwidth. Reducing the analog input bandwidth results in a lower total noise and can be useful especially with low voltage input signals.

Automatic on-board calibration


Every channel of each card is calibrated in the factory before the board is shipped. However, to compensate for environmental variations like PC power supply, temperature and aging the software driver includes routines for automatic offset and gain calibration. This calibration is performed on all input ranges of the "Buffered" path and uses a high precision onboard calibration reference.

Digital inputs



This option acquires additional synchronous digital channels phase-stable with the analog data. A maximum of 3 additional digital inputs are available on the front plate of the card using the multi-purpose I/O lines.

Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO or streaming mode is designed for continuous data transfer between the digitizer card and the PC memory. When mounted in a PCI Express x8 Gen 2 interface read streaming speeds of up to 3.4 GByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed onboard memory is used to buffer the data, making the continuous streaming process extremely reliable.


Channel trigger

The digitizers offer a wide variety of trigger modes. These include a standard triggering mode based on a signals level and slope, like that found in most oscilloscopes. It is also possible to define a window mode, with two trigger levels, that enables triggering when signals enter or exit the window. Each input has its own trigger circuit which can be used to setup conditional triggers based on logical AND/OR patterns. All trigger modes can be combined with a re-arming mode for accurate trigger recognition even on noisy signals.

External trigger input


All boards can be triggered using up to two external analog or digital signals. One external trigger input has two analog comparators that can define an edge or window trigger, a hysteresis trigger or a rearm trigger. The other input has one comparator that can be used for standard edge and level triggers.

Multiple Recording




The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in between. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.

Gated Sampling




The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.

ABA mode




The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a fast digitizer. The exact position of the trigger events is stored as timestamps in an extra memory.

Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, externally synchronised to a radio clock, an IRIG-B or a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.


Firmware Option Block Average



The Block Average Module improves the fidelity of noisy repetitive signals. Multiple repetitive acquisitions with very small dead-time are accumulated and averaged. Random noise is reduced by the averaging process improving the visibility of the repetitive signal. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

Firmware Option Block Statistics (Peak Detect)




The Block Statistics and Peak Detect Module implements a widely used data analysis and reduction technology in hardware. Each block is scanned for minimum and maximum peak and a summary including minimum, maximum, average, timestamps and position information is stored in memory. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

External clock input and output


Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of a kind in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.

External Amplifiers



For the acquisition of extremely small voltage levels with a high bandwidth a series of external amplifiers is available. Each of the one channel amplifiers is working with a fixed input impedance and allows - depending on the bandwidth - to select different amplification levels between $\times 10$ (20 dB) up to

$\times 1000$ (60 dB). Using the external amplifiers of the SPA series voltage levels in the μV and mV area can be acquired.

Technical Data

Analog Inputs

Resolution	16 bit (M4i/M4x/DN2.441x, M4i/M4x/DN2.442x), 14 bit (M4i/M4x/DN2.445x)		
Input Type	Single-ended		
Programmable Input Offset	not available		
ADC Differential non linearity (DNL)	ADC only	± 0.5 LSB (14 Bit ADC), ± 0.4 LSB (16 Bit ADC)	
ADC Integral non linearity (INL)	ADC only	± 2.5 LSB (14 Bit ADC), ± 10.0 LSB (16 Bit ADC)	
ADC Bit Error Rate (BER)	sampling rate 500 MS/s	10^{-12}	
Channel selection	software programmable	1, 2, or 4 (maximum is model dependent)	
Bandwidth filter	activate by software	20 MHz bandwidth with 3rd order Butterworth filtering	
Input Path Types	software programmable	50 Ω (HF) Path	Buffered (high impedance) Path
Analog Input impedance	software programmable	50 Ω	1 M Ω 25 pF or 50 Ω
Input Ranges	software programmable	± 500 mV, ± 1 V, ± 2.5 V, ± 5 V	± 200 mV, ± 500 mV, ± 1 V, ± 2 V, ± 5 V, ± 10 V
Input Coupling	software programmable	AC/DC	AC/DC
Offset error (full speed)	after warm-up and calibration	$< 0.1\%$	$< 0.1\%$
Gain error (full speed)	after warm-up and calibration	$< 1.0\%$	$< 0.5\%$
Over voltage protection	range $\leq \pm 1$ V	2 Vrms	± 5 V
Over voltage protection	range $\geq \pm 2$ V	6 Vrms	± 30 V
Max DC voltage if AC coupling active		± 30 V	± 30 V
Relative input stage delay		0 ns	3.8 ns
Crosstalk 1 MHz sine signal	range ± 1 V	≤ 96 dB	≤ 93 dB
Crosstalk 20 MHz sine signal	range ± 1 V	≤ 82 dB	≤ 82 dB
Crosstalk 1 MHz sine signal	range ± 5 V	≤ 97 dB	≤ 85 dB
Crosstalk 20 MHz sine signal	range ± 5 V	≤ 82 dB	≤ 82 dB

	M4i.441x M4x.441x DN2.441-xx	M4i.442x M4x.442x DN2.442-xx	M4i.445x M4x.445x DN2.445-xx
lower bandwidth limit (DC coupling)	0 Hz	0 Hz	0 Hz
lower bandwidth limit (AC coupled, 50 Ω)	< 30 kHz	< 30 kHz	< 30 kHz
lower bandwidth limit (AC coupled, 1 M Ω)	< 2 Hz	< 2 Hz	< 2 Hz
-3 dB bandwidth (HF path, AC coupled, 50 Ω)	65 MHz	125 MHz	250 MHz
Flatness within ± 0.5 dB (HF path, AC coupled, 50 Ω)	40 MHz	80 MHz	160 MHz

	M4i.441x M4x.441x DN2.441-xx	M4i.442x M4x.442x DN2.442-xx	M4i.445x M4x.445x DN2.445-xx
-3 dB bandwidth (Buffered path, DC coupled, 1 M Ω)	50 MHz	85 MHz	85 MHz (V1.1) 125 MHz (V1.2)
-3 dB bandwidth (bandwidth filter enabled)	20 MHz	20 MHz	20 MHz

Trigger

Available trigger modes	software programmable	Channel Trigger, External, Software, Window, Re-Arm, Or/And, Delay	
Trigger level resolution	software programmable	14 bit	
Trigger edge	software programmable	Rising edge, falling edge or both edges	
Trigger delay	software programmable	0 to (8GSamples - 16) = 8589934576 Samples in steps of 16 samples	
Multi, Gate: re-arming time		40 samples (+ programmed pretrigger)	
Pretrigger at Multi, ABA, Gate, FIFO	software programmable	16 up to [8192 Samples in steps of 16]	
Posttrigger	software programmable	16 up to 8G samples in steps of 16 (defining pretrigger in standard scope mode)	
Memory depth	software programmable	32 up to [installed memory / number of active channels] samples in steps of 16	
Multiple Recording/ABA segment size	software programmable	32 up to [installed memory / 2 / active channels] samples in steps of 16	
Internal/External trigger accuracy		1 sample	
Minimum external trigger pulsewidth		≥ 2 samples	
External trigger		Ext0	Ext1
External trigger impedance	software programmable	50 Ω / 1 k Ω	1 k Ω
External trigger coupling	software programmable	AC or DC	fixed DC
External trigger type		Window comparator	Single level comparator
External input level		± 10 V (1 k Ω), ± 2.5 V (50 Ω), 2.5% of full scale range	± 10 V 2.5% of full scale range = 0.5 V
External trigger sensitivity (minimum required signal swing)			
External trigger level	software programmable	± 10 V in steps of 1 mV	± 10 V in steps of 1 mV
External trigger maximum voltage		± 30 V	± 30 V
External trigger bandwidth DC	50 Ω / 1 k Ω	DC to 200 MHz / 150 MHz	DC to 200 MHz
External trigger bandwidth AC	50 Ω	20 kHz to 200 MHz	n.a.

PXI/PXIe Features


PXI 10 MHz reference clock input (PXI_CLK10)	not supported	Use PXIe_CLK100 in combination PXIe_SYNC100 to get phase stable but lower jitter version	
PXIe 100 MHz reference clock input (PXIe_CLK100)	software programmable	Supported as reference clock input to on-board PLL	
PXI Trigger Bus (PXI_TRIG[7:0])	software programmable	TBD (planned: All eight PXI_TRIG lines as either trigger input or trigger output)	
PXI Star Trigger Input	software programmable	Supported as trigger source	
PXIe Star Clock Input (PXIe_DSTARA)	software programmable	Supported as reference clock input to on-board PLL	
PXIe Star Trigger Input (PXIe_DSTARB)	software programmable	TBD (planned: Supported to receive high-precision trigger signal from PXIe System Timing Card)	
PXIe Star Trigger Output (PXIe_DSTARC)	software programmable	TBD (planned: Supported to send high-precision trigger signal to PXIe System Timing Card)	

Frequency Response M4i.445x, M4x.445x and DN2.445-xx

Sampling Rate 500 MS/s

HF Path 50 Ω , AC coupling, no filter

Buffered Path 1 M Ω , AC Coupling, no filter




Frequency Response M4i.442x, M4x.442x and DN2.442-xx

Sampling Rate 250 MS/s

HF Path 50 Ω , AC coupling, no filter

Buffered Path 1 M Ω , AC Coupling, no filter




Frequency Response M4i.441x, M4x.441x and DN2.441-xx

Sampling Rate 130 MS/s

HF Path 50 Ω , AC coupling, no filter

Buffered Path 1 M Ω , AC Coupling, no filter



Clock

Clock Modes	software programmable	internal PLL, external reference clock, sync
Internal clock accuracy		$\leq \pm 20$ ppm
Internal clock setup granularity	standard clock mode	divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, ... up to 131072 (full gain accuracy)
Internal clock setup granularity	special clock mode only	1 Hz (reduced gain accuracy when using special clock mode)
Clock setup range gaps	special clock mode only	unstable clock speeds: 70 MHz to 72 MHz, 140 MHz to 144 MHz, 281 MHz to 287 MHz
External reference clock range	software programmable	≥ 10 MHz and ≤ 1 GHz
External reference clock input impedance	software programmable	50 Ω fixed
External reference clock input coupling		AC coupling
External reference clock input edge		Rising edge
External reference clock input type		Single-ended, sine wave or square wave
External reference clock input swing		0.3 V peak-peak up to 3.0 V peak-peak
External reference clock input max DC voltage		± 30 V (with max 3.0 V difference between low and high level)
External reference clock input duty cycle requirement		45% to 55%
Internal ADC clock output type		Single-ended, 3.3V LVPECL
Internal ADC clock output frequency	standard clock mode	Fixed to maximum sampling rate (500 MS/s, 250 MS/s or 130 MS/s depending on type)
Internal ADC clock output frequency	special clock mode	ADC clock in the range between 80 MS/s and 500 MS/s
Star-Hub synchronization clock modes	software selectable	Internal clock (standard clock mode only), External reference clock
ABA mode clock divider for slow clock	software programmable	16 up to (128k - 16) in steps of 16

	M4i.441x M4x.441x DN2.441-xx	M4i.442x M4x.442x DN2.442-xx	M4i.445x M4x.445x DN2.445-xx
ADC Resolution	16 bit	16 bit	14 bit
max sampling clock	130 MS/s	250 MS/s	500 MS/s
min sampling clock (standard clock mode)	3.814 kS/s	3.814 kS/s	3.814 kS/s
min sampling clock (special clock mode)	0.610 kS/s	0.610 kS/s	0.610 kS/s

Block Average Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x Series

		Firmware ≥ V1.14 (August 2015)	Firmware < V1.14
Minimum Waveform Length		32 samples	32 samples
Minimum Waveform Stepsize		16 samples	16 samples
Maximum Waveform Length	1 channel active	128 kSamples	32 kSamples
Maximum Waveform Length	2 channels active	64 kSamples	16 kSamples
Maximum Waveform Length	4 or more channels active	32 kSamples	8 kSamples
Minimum Number of Averages		2	2
Maximum Number of Averages		65536 (64k)	65536 (64k)
Data Output Format	fixed	32 bit signed integer	32 bit signed integer
Re-Arming Time between waveforms		40 samples (+ programmed pretrigger)	40 samples (+ programmed pretrigger)
Re-Arming Time between end of average to start of next average		Depending on programmed segment length, max 100 µs	40 samples (+ programmed pretrigger)

Block Statistics Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x Series

Minimum Waveform Length		32 samples
Minimum Waveform Stepsize		16 samples
Maximum Waveform Length	Standard Acquisition	2 GSamples / channels
Maximum Waveform Length	FIFO Acquisition	2 GSamples
Data Output Format	fixed	32 bytes statistics summary
Statistics Information Set per Waveform		Average, Minimum, Maximum, Position Minimum, Position Maximum, Trigger Timestamp
Re-Arming Time between Segments		40 samples (+ programmed pretrigger)

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines		three, named X0, X1, X2
Input: available signal types	software programmable	Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock
Input: impedance		10 kΩ to 3.3 V
Input: maximum voltage level		-0.5 V to +4.0 V
Input: signal levels		3.3 V LVTTTL
Output: available signal types	software programmable	Asynchronous Digital-Out, Trigger Output, Run, Arm, PLL Refclock, Marker Output
Output: impedance		50 Ω
Output: signal levels		3.3 V LVTTTL
Output: type		3.3V LVTTTL, TTL compatible for high impedance loads
Output: drive strength		Capable of driving 50 Ω loads, maximum drive strength ±48 mA

Connectors

Analog Inputs/Analog Outputs	SMA female (one for each single-ended input)	Cable-Type: Cab-3mA-xx-xx
Trigger 0 Input	SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Input	SMA female	Cable-Type: Cab-3mA-xx-xx
Trigger 1 Input	MMCX female	Cable-Type: Cab-1m-xx-xx
Clock Output	MMCX female	Cable-Type: Cab-1m-xx-xx
Multi Purpose I/O	MMCX female (3 lines)	Cable-Type: Cab-1m-xx-xx

Environmental and Physical Details

Dimension (Single Card)		241 mm (¾ PCIe length) x 107 mm x 20 mm (single slot width)
Dimension (Card with option SH8tm installed)		241 mm (¾ PCIe length) x 107 mm x 40 mm (double slot width)
Dimension (Card with option SH8ex installed)		312 mm (full PCIe length) x 107 mm x 20 mm (single slot width)
Width (Standard and option SH8Ex)		1 slot
Width (option SH8tm installed)		2 slots
Weight (M4i.44xx series)	maximum	290 g
Weight (M4i.22xx, M4i.66xx, M4i.77xx series)	maximum	420 g
Weight (Option star-hub -sh8ex, -sh8tm)	including 8 sync cables	130 g
Warm up time		10 minutes
Operating temperature		0°C to 50°C
Storage temperature		-10°C to 70°C
Humidity		10% to 90%

PCI Express specific details

PCIe slot type	x8 Generation 2
PCIe slot compatibility (physical)	x8/x16
PCIe slot compatibility (electrical)	x1, x4, x8, x16, Generation 1, Generation 2, Generation 3

Certification, Compliance, Warranty

EMC Immunity	Compliant with CE Mark
EMC Emission	Compliant with CE Mark
Product warranty	2 years starting with the day of delivery
Software and firmware updates	Life-time, free of charge

Power Consumption

	PCI EXPRESS		
	3.3V	12 V	Total
M4i.4410-x8, M4i.4420-x8	0.2 A	2.1 A	26 W
M4i.4411-x8, M4i.4421-x8	0.2 A	2.7 A	33 W
M4i.4450-x8	0.2 A	2.2 A	27 W
M4i.4451-x8	0.2 A	2.9 A	35 W

MTBF

MTBF

100000 hours

RMS Noise Level (Zero Noise), typical figures

Input Range	M4i.445x, M4x.445x and DN2.445-xx, 14 Bit 500 MS/s							
	±200 mV	±500 mV	±1	±2 V	±2.5 V	±5 V	±10 V	
Voltage resolution (1)	12.2 µV	30.5 µV	61.0 µV	122.0 µV	152.6 µV	305.2 µV	610.4 µV	
HF path, DC, fixed 50 Ω		<1.9 <58 µV	<1.9 <116 µV		<1.9 <290 µV	<1.9 <580 µV		
Buffered path, full bandwidth	<3.8 <47 µV	<2.7 <83 µV	<2.1 <128 µV	<3.8 <464 µV		<2.7 <824 µV	<2.0 <1.2 mV	
Buffered path, BW limit active	<2.2 <27 µV	<2.0 <61 µV	<2.0 <122 µV	<3.2 <391 µV		<2.3 <702 µV	<2.0 <1.2 mV	

Input Range	M4i.442x, M4x.442x and DN2.442-xx, 16 Bit 250 MS/s							
	±200 mV	±500 mV	±1	±2 V	±2.5 V	±5 V	±10 V	
Voltage resolution (1)	3.0 µV	7.6 µV	15.3 µV	30.5 µV	38.2 µV	76.3 µV	152.6 µV	
HF path, DC, fixed 50 Ω		<6.9 <53 µV	<6.9 <106 µV		<6.9 <264 µV	<6.9 <527 µV		
Buffered path, full bandwidth	<11 <34 µV	<7.8 <60 µV	<7.1 <109 µV	<12 <367 µV		<8.1 <618 µV	<7.1 <1.1 mV	
Buffered path, BW limit active	<7.9 <25 µV	<7.0 <54 µV	<6.9 <106 µV	<9.8 <300 µV		<7.2 <550 µV	<7.1 <1.1 mV	

Input Range	M4i.441x, M4x.441x and DN2.441-xx, 16 Bit 130 MS/s							
	±200 mV	±500 mV	±1	±2 V	±2.5 V	±5 V	±10 V	
Voltage resolution (1)	3.0 µV	7.6 µV	15.3 µV	30.5 µV	38.2 µV	76.3 µV	152.6 µV	
HF path, DC, fixed 50 Ω		<5.9 <45 µV	<5.9 <90 µV		<5.9 <225 µV	<5.9 <450 µV		
Buffered path, full bandwidth	<8.5 <26 µV	<6.5 <50 µV	<5.9 <90 µV	<11 <336 µV		<7.0 <535 µV	<6.1 <931 µV	
Buffered path, BW limit active	<7.0 <22 µV	<6.1 <47 µV	<5.9 <90 µV	<9.6 <293 µV		<6.7 <512 µV	<6.1 <931 µV	

Dynamic Parameters

Input Path	M4i.445x, M4x.445x and DN2.445-xx, 14 Bit 500 MS/s											
	HF path, AC coupled, fixed 50 Ohm						Buffered path, BW limit			Buffered path, full BW		
	10 MHz						10 MHz			10 MHz	40 MHz	70 MHz
Input Range	±500mV	±1V	±2.5V	±5V	±1V	±1V	±200mV	±500mV	±1V	±500mV	±500mV	±500mV
THD (typ) (dB)	<75.9 dB	<75.8 dB	<75.2 dB	<74.8 dB	<72.5 dB	<67.4 dB	<71.4 dB	<72.1 dB	<68.6 dB	<65.0 dB	<58.6 dB	<54.4 dB
SNR (typ) (dB)	>67.8 dB	>67.9 dB	>68.0 dB	>68.0 dB	>69.5 dB	>67.5 dB	>67.5 dB	>68.0 dB	>68.1 dB	>67.3 dB	>65.8 dB	>65.6 dB
SFDR (typ), excl. harm. (dB)	>88.1 dB	>88.6 dB	>85.2 dB	>85.3 dB	>88.0 dB	>87.8 dB	>87.3 dB	>88.4 dB	>87.5 dB	>89.0 dB	>88.9 dB	>88.8 dB
SFDR (typ), incl. harm. (dB)	>80.1 dB	>80.0 dB	>77.4 dB	>77.3 dB	>74.0 dB	>69.9 dB	>78.1 dB	>73.5 dB	>69.8 dB	>67.5 dB	>60.8 dB	>56.0 dB
SINAD/THD+N (typ) (dB)	>67.2 dB	>67.2 dB	>67.2 dB	>67.2 dB	>67.7 dB	>64.4 dB	>66.5 dB	>66.6 dB	>65.3 dB	>63.9 dB	>57.9 dB	>54.0 dB
ENOB based on SINAD (bit)	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.4 bit	>10.7 bit	>10.8 bit	>10.6 bit	>10.3 bit	>9.3 bit	>8.7 bit
ENOB based on SNR (bit)	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.9 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.6 bit	>10.6 bit

Input Path	M4i.442x, M4x.442x and DN2.442-xx, 16 Bit 250 MS/s											
	HF path, AC coupled, fixed 50 Ohm						Buffered path, BW limit			Buffered path, full BW		
	1 MHz	10 MHz				40 MHz	10 MHz			1 MHz	10 MHz	40 MHz
Input Range	±1V	±500mV	±1V	±2.5V	±5V	±1V	±200mV	±500mV	±1V	±500mV	±500mV	±500mV
THD (typ) (dB)	<73.1 dB	<74.0 dB	<74.1 dB	<74.1 dB	<74.1 dB	<62.9 dB	<73.2 dB	<71.5 dB	<69.0 dB	<72.2 dB	<67.5 dB	<49.8 dB
SNR (typ) (dB)	>71.9 dB	>71.8 dB	>71.5 dB	>71.6 dB	>71.6 dB	>71.8 dB	>69.8 dB	>71.0 dB	>71.2 dB	>71.7 dB	>71.0 dB	>69.0 dB
SFDR (typ), excl. harm. (dB)	>92.1 dB	>90.4 dB	>90.8 dB	>90.1 dB	>89.7 dB	>90.2 dB	>92.1 dB	>92.0 dB	>92.1 dB	>90.0 dB	>91.4 dB	>92.5 dB
SFDR (typ), incl. harm. (dB)	>74.4 dB	>75.4 dB	>75.5 dB	>75.5 dB	>75.5 dB	>64.5 dB	>75.0 dB	>73.1 dB	>69.8 dB	>74.7 dB	>67.8 dB	>50.0 dB
SINAD/THD+N (typ) (dB)	>69.8 dB	>69.6 dB	>69.6 dB	>69.6 dB	>69.6 dB	>62.2 dB	>68.5 dB	>68.2 dB	>67.0 dB	>68.8 dB	>66.4 dB	>48.9 dB
ENOB based on SINAD (bit)	>11.3 bit	>11.2 bit	>11.2 bit	>11.3 bit	>11.3 bit	>10.0 bit	>11.1 bit	>11.0 bit	>10.8 bit	>11.1 dB	>10.7 bit	>7.8 bit
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.3 bit	>11.5 bit	>11.5 bit	>11.6 dB	>11.5 bit	>11.2 bit

Input Path	M4i.441x, M4x.441x and DN2.441-xx, 16 Bit 130 MS/s											
	HF path, AC coupled, fixed 50 Ohm						Buffered path, BW limit			Buffered path, full BW		
	1 MHz	10 MHz				40 MHz	10 MHz			1 MHz	10 MHz	40 MHz
Input Range	±1V	±500mV	±1V	±2.5V	±5V	±1V	±200mV	±500mV	±1V	±500mV	±500mV	±500mV
THD (typ) (dB)	<72.6 dB	<77.8 dB	<77.5 dB	<77.3 dB	<77.1 dB		<74.5 dB	<73.9 dB	<70.1 dB	<73.5 dB	<73.4 dB	
SNR (typ) (dB)	>72.2 dB	>71.8 dB	>71.9 dB	>72.0 dB	>72.0 dB		>69.8 dB	>71.2 dB	>71.3 dB	>71.1 dB	>71.0 dB	
SFDR (typ), excl. harm. (dB)	>92.4 dB	>97.0 dB	>96.0 dB	>95.2 dB	>94.8 dB		>89.0 dB	>94.0 dB	>94.5 dB	>88.8 dB	>93.5 dB	
SFDR (typ), incl. harm. (dB)	>73.7 dB	>78.6 dB	>78.2 dB	>75.2 dB	>75.1 dB		>77.6 dB	>77.8 dB	>71.5 dB	>74.7 dB	>73.1 dB	
SINAD/THD+N (typ) (dB)	>69.4 dB	>70.8 dB	>70.8 dB	>70.9 dB	>70.8 dB		>69.0 dB	>69.7 dB	>68.2 dB	>69.2 dB	>69.2 dB	
ENOB based on SINAD (bit)	>11.2 bit	>11.5 bit	>11.5 bit	>11.5 bit	>11.5 bit		>11.2 bit	>11.3 bit	>11.0 bit	>11.2 bit	>11.2 bit	
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit		>11.3 bit	>11.5 bit	>11.5 bit	>11.6 bit	>11.6 bit	

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ohm termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave of the specified frequency with > 99% amplitude. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits. For a detailed description please see application note 002.




Noise Floor (open inputs)

M4i.445x, M4x.445x and DN2.445-xx
Sampling Rate 500 MS/s




M4i.442x, M4x.442x and DN2.442-xx
Sampling Rate 250 MS/s

M4i.441x, M4x.441x and DN2.441-xx
Sampling Rate 130 MS/s


Buffered Path
1 M Ω , AC
 ± 1 V range



HF Path
50 Ω , AC
 ± 500 mV



Hardware block diagram



Order Information

The card is delivered with 2 GSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), LabWindows/CVI, IVI, .NET, Delphi, Visual Basic, Python and a Base license of the oscilloscope software SBench 6 are included. Drivers for other 3rd party products like VEE or DASYLab may be available on request.

Adapter cables are not included. Please order separately!

PCI Express x8

Order no.	A/D Resolution	Standard mem	1 channel	2 channels	4 channels
M4i.4410-x8	16 Bit	2 GSample	130 MS/s	130 MS/s	
M4i.4411-x8	16 Bit	2 GSample	130 MS/s	130 MS/s	130 MS/s
M4i.4420-x8	16 Bit	2 GSample	250 MS/s	250 MS/s	
M4i.4421-x8	16 Bit	2 GSample	250 MS/s	250 MS/s	250 MS/s
M4i.4450-x8	14 Bit	2 GSample	500 MS/s	500 MS/s	
M4i.4451-x8	14 Bit	2 GSample	500 MS/s	500 MS/s	500 MS/s

Options

Order no.	Option
M4i.xxxx-SH8ex (1)	Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the card to full PCI Express length (312 mm). 8 synchronization cables included.
M4i.xxxx-SH8tm (1)	Synchronization Star-Hub for up to 8 cards (top mount), two slots width, top mounted on card. 8 synchronization cables included.
M4i-upgrade	Upgrade for M4i.xxxx: Later installation of option Star-Hub
Spc-RServer	Remote Server Software Package: LAN remote access with discovery function and remote driver access. Runs on Windows and Linux.

Firmware Options

Order no.	Option
M4i.xxxx-spavg	Signal Processing Firmware Option: Block Average (later installation by firmware - upgrade available)
M4i.xxxx-spstat	Signal Processing Firmware Option: Block Statistics/Peak Detect (later installation by firmware - upgrade available)

Standard Cables

for Connections	Length	Order no.	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female
Analog/Clock-In/Trig-In	80 cm	Cab-3mA-9m-80		Cab-3mA-9f-80			
Analog/Clock-In/Trig-In	200 cm	Cab-3mA-9m-200		Cab-3mA-9f-200			
Clk-Out/Trig-Out/Extra	80 cm	Cab-1m-9m-80		Cab-1m-9f-80	Cab-1m-3mA-80	Cab-1m-3fA-80	Cab-1m-3f-80
Clk-Out/Trig-Out/Extra	200 cm	Cab-1m-9m-200		Cab-1m-9f-200	Cab-1m-3mA-200	Cab-1m-3fA-200	Cab-1m-3f-200
Information	The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz and 0.5 dB/m at 250 MHz. For high speed signals we recommend the low loss cables series CHF						

Low Loss Cables

Order No.	Option
CHF-3mA-3mA-200	Low loss cables SMA male to SMA male 200 cm
CHF-3mA-9m-200	Low loss cables SMA male to BNC male 200 cm
Information	The low loss adapter cables are based on MF141 cables and have an attenuation of 0.3 dB/m at 500 MHz and 0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above.

Amplifiers

Order no.	Bandwidth	Connection	Input Impedance	Coupling	Amplification
SPA.1841 (2)	2 GHz	SMA	50 Ohm	AC	x100 (40 dB)
SPA.1801 (2)	2 GHz	SMA	50 Ohm	AC	x10 (20 dB)
SPA.1601 (2)	500 MHz	BNC	50 Ohm	DC	x10 (20 dB)
SPA.1412 (2)	200 MHz	BNC	1 MOhm	AC/DC	x10/x100 (20/40 dB)
SPA.1411 (2)	200 MHz	BNC	50 Ohm	AC/DC	x10/x100 (20/40 dB)
SPA.1232 (2)	10 MHz	BNC	1 MOhm	AC/DC	x100/x1000 (40/60 dB)
SPA.1231 (2)	10 MHz	BNC	50 Ohm	AC/DC	x100/x1000 (40/60 dB)
Information	External Amplifiers with one channel, BNC/SMA female connections on input and output, manually adjustable offset, manually switchable settings. An external power supply for 100 to 240 VAC is included. Please be sure to order an adapter cable matching the amplifier connector type and matching the connector type for your A/D card input.				

Software SBench6

Order no.	
SBench6	Base version included in delivery. Supports standard mode for one card.
SBench6-Pro	Professional version for one card: FIFO mode, export/import, calculation functions
SBench6-Multi	Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system.
Volume Licenses	Please ask Spectrum for details.

Software Options

Order no.	
Spc-RServer	Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x cards

(1) : Just one of the options can be installed on a card at a time.

(2) : Third party product with warranty differing from our export conditions. No volume rebate possible.

Technical changes and printing errors possible

SBench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Systementwicklung Microelectronic GmbH. Microsoft, Visual C++, Visual Basic, Windows, Windows 98, Windows NT, Window 2000, Windows XP, Windows Vista, Windows 7, Windows 8 and Windows 10 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademark of The Mathworks, Inc. Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc. FlexPro is a registered trademark of Weisang GmbH & Co. KG. PCIe, PCI Express and PCI-X are trademarks of PCI-SIG. LXI is a registered trademark of the LXI Consortium.